Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add make clean #824

Merged
merged 3 commits into from
Nov 15, 2023
Merged

Add make clean #824

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
3b1e512
added '.vh' to list of accepted input files
Nov 14, 2023
5962dcd
added a clean rule to the e2e Makefile
Nov 14, 2023
3521db2
Update Makefile
cadeberkeley Nov 15, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions e2e/Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -43,3 +43,6 @@ $(HAMMER_D_MK):
hammer-vlsi --obj_dir $(OBJ_DIR) -e $(ENV_YML) $(HAMMER_EXTRA_ARGS) build

-include $(HAMMER_D_MK)

clean:
rm -rf $(OBJ_DIR) hammer-vlsi-*.log
2 changes: 1 addition & 1 deletion hammer/synthesis/genus/__init__.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -224,7 +224,7 @@ def init_environment(self) -> bool:
))

# Load input files and check that they are all Verilog.
if not self.check_input_files([".v", ".sv"]):
if not self.check_input_files([".v", ".sv", "vh"]):
harrisonliew marked this conversation as resolved.
Show resolved Hide resolved
return False
# We are switching working directories and Genus still needs to find paths.
abspath_input_files = list(map(lambda name: os.path.join(os.getcwd(), name), self.input_files)) # type: List[str]
Expand Down