Skip to content

v1.3.0
Compare
Choose a tag to compare
@fzyzcjy fzyzcjy released this 01 Nov 12:59
· 20998 commits to master since this release
v1.3.0
5c95fc3
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
  • Support more types of the formVec<primitive_type> and ZeroCopyBuffer<Vec<primitive_type>>, such as Vec<f32> and ZeroCopyBuffer<Vec<f32>> to be transformed into Float32List in Dart. (#162, #153)
  • Do not generate unnecessary Dart to Rust wire code to fix bugs such as when Vec<ZeroCopyBuffer<Vec<u8>>> is in output argument.
  • Warn when ffigen emits any [SEVERE] log messages.
  • Make outputs change less when input of codegen changes.
  • Simplify Wire2Api<Option<T>> generated code.
Assets 2
Loading