Skip to content

Commit

Permalink
Disable unsupported tests and new results with PLL models
Browse files Browse the repository at this point in the history
Signed-off-by: Travis F. Collins <[email protected]>
  • Loading branch information
tfcollins committed Dec 6, 2024
1 parent 1620c8a commit 552c84f
Show file tree
Hide file tree
Showing 2 changed files with 9 additions and 2 deletions.
8 changes: 7 additions & 1 deletion tests/test_adrv9009.py
Original file line number Diff line number Diff line change
Expand Up @@ -3,13 +3,17 @@
import pytest

import adijif

from .common import skip_solver


@pytest.mark.parametrize("solver", ["gekko", "CPLEX"])
@pytest.mark.parametrize("converter", ["adrv9009_rx", "adrv9009_tx"])
def test_adrv9009_rxtx_ad9528_solver_compact(solver, converter):
skip_solver(solver)
if solver == "gekko":
pytest.xfail("gekko currently unsupported")

vcxo = 122.88e6

sys = adijif.system(converter, "ad9528", "xilinx", vcxo, solver=solver)
Expand Down Expand Up @@ -122,7 +126,9 @@ def test_adrv9009_ad9528_solver_compact(solver):

ref = {
"gekko": {"clock": {"r1": 1, "n2": 8, "m1": 4, "out_dividers": [1, 8, 256]}},
"CPLEX": {"clock": {"r1": 1, "n2": 6, "m1": 5, "out_dividers": [1, 6, 192]}},
"CPLEX": {
"clock": {"r1": 1, "n2": 6, "m1": 5, "out_dividers": [6, 48, 192, 256]}
},
}

assert cfg["clock"]["r1"] == ref[solver]["clock"]["r1"]
Expand Down
3 changes: 2 additions & 1 deletion tests/test_xilinx_pll.py
Original file line number Diff line number Diff line change
@@ -1,6 +1,7 @@
import pytest
from pprint import pprint

import pytest

import adijif as jif
import adijif.fpgas.xilinx.sevenseries as xp
import adijif.fpgas.xilinx.ultrascaleplus as us
Expand Down

0 comments on commit 552c84f

Please sign in to comment.