Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Pre-release #104

Merged
merged 226 commits into from
Jul 31, 2024
Merged

Pre-release #104

merged 226 commits into from
Jul 31, 2024

Conversation

auphelia
Copy link
Collaborator

Updating finn-examples to be compatible with new FINN flow. Details about the updates with the last release can be found here: Xilinx/finn#1026

This PR introduces config files to specialize layers of each of the examples and utilizes RTL components when suitable.

auphelia and others added 30 commits February 22, 2023 12:18
Signed-off-by: Fionn O'Donohoe <[email protected]>
…examples notebooks - intended to be run on the target host

Signed-off-by: Fionn O'Donohoe <[email protected]>
…ists for the ZCU104"

This reverts commit e99dab0.

Reverting in favour of using the fix from pull request #58
rename the VGG10 bitstream to match models.py
Signed-off-by: Fionn O'Donohoe <[email protected]>
…o kludge in order to download correct bitstreams

Signed-off-by: Fionn O'Donohoe <[email protected]>
mmrahorovic and others added 29 commits May 8, 2024 12:48
Update driver and QONNX dependencies
Enable LUTRAM for RTL thresholding memory
Update all build flow to have specified specialize layers config json
[README] Update versions and table
@auphelia auphelia merged commit 6588177 into main Jul 31, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

7 participants