Name		Name	Last commit message	Last commit date
Latest commit History 33 Commits
bench		bench
rtl		rtl
README.md		README.md

Repository files navigation

flexbex open source risc-v eFPGA based on the IBEX core

About

No description, website, or topics provided.

Custom properties

Report repository

Releases

No releases published

Packages

No packages published

Languages

C++ 70.0%
SystemVerilog 18.1%
Verilog 10.3%
Other 1.6%