v6.0.9

Features

• use path for base view
• mix vhdl and verilog/sv schematic