Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Introduction/A simple example: updated (REVIEW/ADD DETAIL) #188

Draft
wants to merge 1 commit into
base: master
Choose a base branch
from
Draft

Introduction/A simple example: updated (REVIEW/ADD DETAIL) #188

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 10 additions & 0 deletions source/SpinalHDL/Introduction/A simple example.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -105,6 +105,16 @@ Finally, there is the component logic:
initial value 0. Assignments to a registers can be read only after the next
clock sampling.

.. note::

REVIEWME We introduce the notion of the clock here but fail to explain
how that is conveyed / exists in the example. I think that is an important point
to understand early on in the learning process.
The below note does not really explain the concept of time, it is
more important for a new user to translate the Scala code into HDL execution with
understanding the clock and time relation to the code, than it is to know there
are 2 hidden signals around somewhere.

.. note::

Because of the presence of a register, two implicit signals are added to the
Expand Down