System Verilog code to control the seven segment display of Basys 3 FPGA. Based on the Verilog file of nishant3101.
forked from nishant3101/Basys3_Seven_Segment
-
Notifications
You must be signed in to change notification settings - Fork 0
Pabloski100/Basys3_Seven_Segment
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Code to control the seven segment display of Basys 3 FPGA
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 58.7%
- Verilog 41.3%