Skip to content
View Edwardssss's full-sized avatar
📘
prepare for examination
📘
prepare for examination
6 followers · 9 following
  • UESTC
  • Chengdu,Sichuan,China

Block or report Edwardssss

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Edwardssss/README.md
Typing SVG

Github Profile访客数量

Blog

Welcome to my blog

About me

  • Major in Communicating and Signal Processing
  • Used to learn Embedded System, Python Crawler, SAR Radar Detection and Digital Image Processing
  • Familiar with Python / MATLAB / C
  • Can code with Java / Verilog / Assembler (x86/8086)
  • Prefer to write with Markdown and LaTex
  • Know the basic functions of Adobe Pr,Lr,Ps,Id,Ai and SolidWorks but sadly lack of creativity and imagination

For Future

  • Probably do more researches on ISAC-NET and Joint Communication
  • Try to prove some conclusions with rigorous mathematics

Contact

If you want paid assistance from me, please email to [email protected]. I will reply as soon as possible.

Pinned Loading

  1. SAR_UI SAR_UI Public

    UESTC research program: SAR radar detection of ships in complex situation(based on YOLO v5)

    HTML 2

  2. CIFAR-10_Classify CIFAR-10_Classify Public

    UESTC Deep-learning lesson project: Classification model based on CIFAR-10

    Python

  3. Edwardssss.github.io Edwardssss.github.io Public

    My blog

    HTML

  4. UART_Assistant UART_Assistant Public

    UESTC winter vacation project : UART assistant based on PYQT5 (suport HEX)

    Python

  5. Baidu_Translation_crawl Baidu_Translation_crawl Public

    Baidu Fanyi crawl (Python) support ch,en

    Python 1

  6. CPU_student CPU_student Public

    UESTC Digital circuit experiment project: CPU based on FPGA

    Stata