Skip to content
View CaptainJialin's full-sized avatar
  • Fudan University
  • Fudan University

Highlights

  • Pro

Block or report CaptainJialin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. PIMCOMP-NN PIMCOMP-NN Public

    Forked from sunxt99/PIMCOMP-NN

    Learning of Compiler

    C

  2. Transformer-Accelerator-Based-on-FPGA Transformer-Accelerator-Based-on-FPGA Public

    Forked from Buck008/Transformer-Accelerator-Based-on-FPGA

    You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 24X24.

    Verilog

  3. ViT-FPGA-TPU ViT-FPGA-TPU Public

    Forked from gnodipac886/ViT-FPGA-TPU

    FPGA based Vision Transformer accelerator (Harvard CS205)

    SystemVerilog

  4. Bitlet-PE Bitlet-PE Public

    Forked from Zhu-Zixuan/Bitlet-PE

    A bit-level sparsity-awared multiply-accumulate process element.

    Verilog