NDK: [MAINTENANCE] Update NDK submodule

CESNET · Feb 16, 2024 · 49008d2 · 49008d2
1 parent 07fdd6e
commit 49008d2
Show file tree

Hide file tree

Showing 4 changed files with 4 additions and 4 deletions.
diff --git a/ndk/cards b/ndk/cards
diff --git a/ndk/cards_private/nfb-200g2ql b/ndk/cards_private/nfb-200g2ql
diff --git a/ndk/core b/ndk/core
diff --git a/ndk/ofm b/ndk/ofm
+11 −9		amd/alveo-u200/src/fpga.vhd
+29 −29		amd/alveo-u200/src/ip/pcie4_uscale_plus/x16/pcie4_uscale_plus.xci
+9 −6		amd/alveo-u55c/src/fpga.vhd
+2 −1		amd/vcu118/config/card_const.tcl
+3 −3		amd/vcu118/src/Modules.tcl
+10 −9		amd/vcu118/src/fpga.vhd
+1,724 −1,516		amd/vcu118/src/ip/pcie4_uscale_plus/x16/pcie4_uscale_plus.xci
+10 −8		bittware/ia-420f/src/fpga.vhd
+12 −6		intel/dk-dev-1sdx-p/src/fpga.vhd
+12 −6		intel/dk-dev-agi027res/src/fpga.vhd
+10 −4		reflexces/agi-fh400g/src/fpga.vhd
+4 −7		silicom/fb2cghh/src/Modules.tcl
+12 −11		silicom/fb2cghh/src/fpga.vhd
+1 −0		silicom/fb4cgg3/config/card_conf.tcl
+5 −2		silicom/fb4cgg3/config/card_const.tcl
+6 −1		silicom/fb4cgg3/src/Modules.tcl
+2 −1		silicom/fb4cgg3/src/Vivado.inc.tcl
+15 −14		silicom/fb4cgg3/src/fpga.vhd
+0 −0		silicom/fb4cgg3/src/ip/pcie4_uscale_plus/x16/pcie4_uscale_plus.xci
+1,724 −0		silicom/fb4cgg3/src/ip/pcie4_uscale_plus/x8_low_latency/pcie4_uscale_plus.xci
+10 −8		silicom/n6010/src/fpga.vhd
+2 −0		intel/config/core_conf.tcl
+49 −4		intel/config/core_const.tcl
+10 −5		intel/src/DevTree.tcl
+22 −50		intel/src/comp/app_core_utils/app_core_empty_arch.vhd
+14 −2		intel/src/comp/clk_gen/clk_gen_ent.vhd
+9 −33		intel/src/comp/clk_gen/clk_gen_usp.vhd
+7 −2		intel/src/comp/dma/DevTree.tcl
+37 −36		intel/src/comp/dma/dma_full_arch.vhd
+2 −4		intel/src/comp/dma/wrapper/Modules.tcl
+292 −319		intel/src/comp/dma/wrapper/dma_calypte_wrapper_arch.vhd
+2 −2		intel/src/comp/network_mod/network_mod_empty.vhd
+15 −8		intel/src/comp/pcie/comp/pcie_adapter/pcie_adapter.vhd
+66 −41		intel/src/fpga_common.vhd
+18 −0		.gitlab-ci.yml
+26 −22		build/Vivado.inc.tcl
+727 −0		build/Vivado_non_prj.inc.tcl
+30 −7		comp/debug/jtag_op_client/readme.rst
+1 −0		comp/dma/dma_calypte/comp/rx/Modules.tcl
+1 −0		comp/dma/dma_calypte/comp/rx/comp/hdr_insertor/Modules.tcl
+271 −113		comp/dma/dma_calypte/comp/rx/comp/hdr_insertor/rx_dma_hdr_insertor.vhd
+1 −1		comp/dma/dma_calypte/comp/rx/comp/hdr_insertor/synth/Makefile
+5 −1		comp/dma/dma_calypte/comp/rx/comp/hdr_manager/comp/pcie_addr_gen.vhd
+11 −6		comp/dma/dma_calypte/comp/rx/rx_dma_calypte.vhd
+10 −8		comp/dma/dma_calypte/comp/rx/uvm/Modules.tcl
+7 −0		comp/dma/dma_calypte/comp/rx/uvm/tbench/dut.sv
+2 −4		comp/dma/dma_calypte/comp/rx/uvm/tbench/env/env.sv
+100 −87		comp/dma/dma_calypte/comp/rx/uvm/tbench/env/model.sv
+16 −23		comp/dma/dma_calypte/comp/rx/uvm/tbench/env/scoreboard.sv
+1 −1		comp/dma/dma_calypte/comp/rx/uvm/tbench/tests/pkg.sv
+1 −0		comp/dma/dma_calypte/comp/rx/uvm/top_level.fdo
+26 −0		comp/dma/dma_calypte/comp/test_core/Modules.tcl
+0 −0		comp/dma/dma_calypte/comp/test_core/comp/tx_debug_core/Modules.tcl
+101 −139		comp/dma/dma_calypte/comp/test_core/comp/tx_debug_core/debug_core.vhd
+0 −0		comp/dma/dma_calypte/comp/test_core/comp/tx_debug_core/synth/Makefile
+832 −0		comp/dma/dma_calypte/comp/test_core/dma_test_core.vhd
+1 −0		comp/dma/dma_calypte/comp/tx/comp/pcie_trans_buffer/Modules.tcl
+140 −54		comp/dma/dma_calypte/comp/tx/comp/pcie_trans_buffer/tx_dma_pcie_trans_buffer.vhd
+40 −9		comp/dma/dma_calypte/comp/tx/tx_dma_calypte.vhd
+88 −50		comp/dma/dma_calypte/dma_calypte.vhd
+8 −6		comp/mfb_tools/debug/generator/Modules.tcl
+163 −16		comp/mfb_tools/debug/generator/mfb_generator.vhd
+4 −0		comp/mfb_tools/debug/generator/mfb_generator_core.vhd
+6 −1		comp/mfb_tools/debug/generator/mfb_generator_mi32.vhd
+10 −5		comp/mfb_tools/debug/generator/ver/tbench/dut.sv
+67 −10		comp/mfb_tools/debug/generator/ver/tbench/test.sv
+10 −0		comp/mfb_tools/debug/generator/ver/tbench/test_pkg.sv
+5 −3		comp/mfb_tools/debug/generator/ver/top_level.fdo
+17 −4		comp/mfb_tools/debug/generator/ver/ver_settings.py
+250 −67		comp/mfb_tools/flow/loopback/mfb_loopback.vhd
+5 −1		comp/pcie/mtc/mtc.vhd
+11 −0		python/ofm/Makefile
+0 −62		python/ofm/build_pkg.py
+15 −2		python/ofm/setup.py