GitHub

This repository contains VHDL files for a 32-bit single cycle MIPS processor that reads Fibonacci’s sequence from memory.

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
ALU.vhd		ALU.vhd
Adder.vhd		Adder.vhd
AluController.vhd		AluController.vhd
Controller.vhd		Controller.vhd
DataMemory.vhd		DataMemory.vhd
InstructionMemory.vhd		InstructionMemory.vhd
MainModule.vhd		MainModule.vhd
ProgramCounter.vhd		ProgramCounter.vhd
README.md		README.md
RegisterFile.vhd		RegisterFile.vhd
ShiftLeft2.vhd		ShiftLeft2.vhd
SignExtender.vhd		SignExtender.vhd
mux2x1.vhd		mux2x1.vhd

Provide feedback