Support for synchronizing multiple FPGAs in multiple chassis to a single APU

[jashnani]

The FPGA IP must be capable of sending synchronization signals between bitfiles running on N FPGAs in N chassis so simulation signals are synchronized when read in VeriStand. This should be accomplished through external trigger, something like NI-9401 to sync PXI to MXI-RIO.