PSL and board support for Reflex-Ces XpressVUP card with Xilinx VU9P FPGA First cards are populated with engineering Samples which have a limitation with External Master CLK not available for the Flash controller. This implies using internal Clock for flash controller to allow PCIe flash reload.