Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Clean and update back-end producers #76

Open
1 of 4 tasks
jbsauvan opened this issue Dec 14, 2023 · 1 comment
Open
1 of 4 tasks

Clean and update back-end producers #76

jbsauvan opened this issue Dec 14, 2023 · 1 comment
Labels
cleaning / maintenance

Comments

@jbsauvan
Copy link

jbsauvan commented Dec 14, 2023 •
edited
Loading

  • Make Producers distributing input data to Processors FPGA by FPGA
    • Based on the mappings accessed through the trigger geometry
    • In the case of the legacy simulation where there is no notion of FPGA, should define some dummy mapping
  • Merge Layer1 and Stage1 producers to be able to run the different possible associated processors
  • Merge Layer2 and Stage2 producer to be able to run the different possible associated processors
  • Rewrite the tower producers following the current system architecture
@jbsauvan
Copy link
Author

Layer1 / Stage 1 cleaning: #104

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
cleaning / maintenance
Projects
HGCAL TPG Simulation Developments
Status: Inbox
Milestone
No milestone
Development

No branches or pull requests
1 participant
@jbsauvan