Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

plic-test compile and sim fail #23

Open
neelgala opened this issue Apr 25, 2020 · 0 comments
Open

plic-test compile and sim fail #23

neelgala opened this issue Apr 25, 2020 · 0 comments

Comments

@neelgala
Copy link

The compilation and simulation of the Test_PLIC.bsv fails

To reproduce issue: run the makefile in src_Core/PLIC

Compilation Fix:
Axi4_Wr_Data in this line should not have wid field

Simulation Fix (after the above fix): the following line

vrg_irqs [5] <= True;

should be:

vrg_irqs [4] <= True;

Explanation: vrg_irq[i] is connected to source_ip[i+1].
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@neelgala