You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The thought has crossed my mind, but there are a lot of question marks. What's the best interface on the PCIe side - xfcp is streaming, PCIe is memory-mapped, so it's not clear the most reasonable interface for that. One option is a FIFO interface, with a register to enqueue bytes for TX and a register to dequeue bytes for RX. But since the protocol is packetized, this seems like it cause some problems if not implemented correctly. I suppose another technique could be scratch RAM...write the packet into RAM, then write the length somewhere else. More complex, but I suppose it would also work. Or I could use corundum to provide streaming packet DMA, which is totally overkill. And then there is the question of the driver, and what sort of interface it would expose to python, etc.
Hi Alex! Just found your verilog-pcie and wonder if you have planned to integrate it into xfcp?
Best,
Nico
The text was updated successfully, but these errors were encountered: