Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

xfcp + pcie #1

Open
np84 opened this issue Apr 23, 2021 · 1 comment
Open

xfcp + pcie #1

np84 opened this issue Apr 23, 2021 · 1 comment

Comments

@np84
Copy link

np84 commented Apr 23, 2021

Hi Alex! Just found your verilog-pcie and wonder if you have planned to integrate it into xfcp?
Best,
Nico

@alexforencich
Copy link
Owner

The thought has crossed my mind, but there are a lot of question marks. What's the best interface on the PCIe side - xfcp is streaming, PCIe is memory-mapped, so it's not clear the most reasonable interface for that. One option is a FIFO interface, with a register to enqueue bytes for TX and a register to dequeue bytes for RX. But since the protocol is packetized, this seems like it cause some problems if not implemented correctly. I suppose another technique could be scratch RAM...write the packet into RAM, then write the length somewhere else. More complex, but I suppose it would also work. Or I could use corundum to provide streaming packet DMA, which is totally overkill. And then there is the question of the driver, and what sort of interface it would expose to python, etc.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants