Skip to content

Issues: VLSIDA/OpenRAM

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

SRAM Macros for MPW Designs
#133 opened Mar 30, 2022 by mousaq92
Test fails when unit testing
#152 opened Jul 25, 2022 by jingyao-zhang
Create yosys memlib mapping
#163 opened Nov 25, 2022 by xobs
Unit Tests - make -j 3
#166 opened Jan 5, 2023 by haotommy
Add support for gf180mcu
#167 opened Jan 5, 2023 by xobs
Delay/area model for basic gates
#172 opened Jan 17, 2023 by JiacongSun
Pin driven signals routing
#69 opened Feb 21, 2020 by bkoppelmann
8 tasks
ROM generation tutorial/references
#191 opened Apr 12, 2023 by SPD3
Errors on characterization process
#206 opened Oct 17, 2023 by andreili
LVS mismatch for some sky130 example SRAMs
#220 opened Dec 27, 2023 by ubfx
ProTip! Mix and match filters to narrow down what you’re looking for.