Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Build error #14

Open
Siddhartha123 opened this issue Jun 27, 2023 · 0 comments
Open

Build error #14

Siddhartha123 opened this issue Jun 27, 2023 · 0 comments

Comments

@Siddhartha123
Copy link

Hi,
I am trying to build Parser-Verilog on my ubuntu system. I am getting the following error from make command.

/usr/bin/cmake -H/home/<...>/Parser-Verilog -B/home/<...>/Parser-Verilog/build --check-build-system CMakeFiles/Makefile.cmake 0
/usr/bin/cmake -E cmake_progress_start /home/<...>/Parser-Verilog/build/CMakeFiles /home/<...>/Parser-Verilog/build/CMakeFiles/progress.marks
make -f CMakeFiles/Makefile2 all
make[1]: Entering directory '/home/<...>/Parser-Verilog/build'
make -f CMakeFiles/regression.dir/build.make CMakeFiles/regression.dir/depend
make[2]: Entering directory '/home/<...>/Parser-Verilog/build'
[  5%] [FLEX][verilog_lexer] Building scanner with flex 2.6.4
cd /home/<...>/Parser-Verilog && /usr/bin/flex -o/home/<...>/Parser-Verilog/build/verilog_lexer.yy.cc /home/<...>/Parser-Verilog/parser-verilog/verilog_lexer.l
[ 11%] [BISON][verilog_parser] Building parser with bison 3.0.4
cd /home/<...>/Parser-Verilog && /usr/bin/bison -d -o /home/<...>/Parser-Verilog/build/verilog_parser.tab.cc /home/<...>/Parser-Verilog/parser-verilog/verilog_parser.yy
/home/<...>/Parser-Verilog/parser-verilog/verilog_parser.yy: warning: 2 shift/reduce conflicts [-Wconflicts-sr]
/home/<...>/Parser-Verilog/parser-verilog/verilog_parser.yy:6.9-24: error: %define variable 'api.parser.class' is not used
 %define api.parser.class {VerilogParser}
         ^^^^^^^^^^^^^^^^
CMakeFiles/regression.dir/build.make:64: recipe for target 'verilog_parser.tab.cc' failed
make[2]: *** [verilog_parser.tab.cc] Error 1
make[2]: Leaving directory '/home/<...>/Parser-Verilog/build'
CMakeFiles/Makefile2:70: recipe for target 'CMakeFiles/regression.dir/all' failed
make[1]: *** [CMakeFiles/regression.dir/all] Error 2
make[1]: Leaving directory '/home/<...>/Parser-Verilog/build'
Makefile:97: recipe for target 'all' failed
make: *** [all] Error 2

Also attaching CMake log -

-- The CXX compiler identification is GNU 7.5.0
-- Check for working CXX compiler: /usr/bin/c++
-- Check for working CXX compiler: /usr/bin/c++ -- works
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done
-- Detecting CXX compile features
-- Detecting CXX compile features - done
-- Found BISON: /usr/bin/bison (found version "3.0.4") 
-- Found FLEX: /usr/bin/flex (found version "2.6.4") 
-- Configuring done
-- Generating done
-- Build files have been written to: /home/<...>/Parser-Verilog/build

Has anyone else encountered this error before ?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant